

53
5 **ERROR DETECTING CIRCUIT**
5 **FOR DETECTING THE LOCATION OF ERROR**

5 Abstract of the Disclosure

5 An error detecting circuit for quickly detecting the
10 location of an error is provided. The error detecting
10 circuit has an error data storing unit and an error data
15 collecting unit. The error data storing unit divides a
15 circuit which is implemented in a chip into predetermined
20 areas and outputs a plurality of error signals in response
20 to a plurality of state error signals, a serial chain
25 signal, a lock-enable signal, and a chip error signal.
25 Each of the plurality of state error signals is enabled
30 when an error occurs in the corresponding predetermined
30 area. The serial chain signal is for reading the plurality
35 of state error signals stored in the chip if the chip goes
35 out of order when an error occurs in the circuit
40 implemented in the chip. The lock-enable signal is for
40 determining whether or not to preserve the plurality of the
45 generated state error signals. The error data collecting
45 unit outputs the chip error signal in response to the
50 plurality of error signals output from the error data
50 storing unit. The error data storing unit stores and
55 outputs at least one of the plurality of state error
55 signals and, in response to the serial chain signal,
60 enables a confirmation of at least one of the state error
60 signals stored in the error data storing unit.